

1.1

Stage	Generic	Specific
	$\text{rrmovl } rA, rB$	$\text{rrmovl } \%esp, \%ebp$
Fetch	$\text{icode : ifun} \leftarrow M1[PC]$ $rA:rB \leftarrow M1[PC+1]$ $\text{valP} \leftarrow PC+2$	$\text{icode : ifun} \leftarrow M1[0x044] = 2 : 0$ $rA:rB \leftarrow M1[0x045] = 4 : 5$ $\text{valP} \leftarrow 0x044+2 = 0x046$
Decode	$\text{valA} \leftarrow R[rA]$	$\text{valA} \leftarrow R[\%esp] = 128$
Execute	$\text{valE} \leftarrow 0 + \text{valA}$	$\text{valE} \leftarrow 128$
Memory		
Write Back	$R[rB] \leftarrow \text{valE}$	$R[\%ebp] \leftarrow 128$
Update PC	$PC \leftarrow \text{valP}$	$PC \leftarrow 0x046$

1.2

Stage	Generic	Specific
	$\text{OPl } rA, rB$	$\text{xorl } \%eax, \%eax$
Fetch	$\text{icode : ifun} \leftarrow M1[PC]$ $rA:rB \leftarrow M1[PC+1]$ $\text{valP} \leftarrow PC+2$	$\text{icode : ifun} \leftarrow M1[0x052] = 6 : 3$ $rA:rB \leftarrow M1[0x053] = 0 : 0$ $\text{valP} \leftarrow PC+2 = 0x054$
Decode	$\text{valA} \leftarrow R[rA]$ $\text{valB} \leftarrow R[rB]$	$\text{valA} \leftarrow R[\%eax] = 1$ $\text{valB} \leftarrow R[\%eax] = 1$
Execute	$\text{valE} \leftarrow \text{valB OP valA}$ Set CC	$\text{valE} \leftarrow 1 \wedge 1 = 0$ $\text{ZF} \leftarrow 1, \text{SF} \leftarrow 0, \text{OF} \leftarrow 0$
Memory		
Write Back	$R[rB] \leftarrow \text{valE}$	$R[\%eax] \leftarrow 0$
Update PC	$PC \leftarrow \text{valP}$	$PC \leftarrow 0x054$

1.3

Stage	Generic	Specific
	$\text{irmovl } V, rB$	$\text{irmovl } \$4, \%ebx$
Fetch	$\text{icode : ifun} \leftarrow M1[PC]$ $rA:rB \leftarrow M1[PC+1]$ $\text{valC} \leftarrow M4[PC+2]$ $\text{valP} \leftarrow PC+6$	$\text{icode : ifun} \leftarrow M1[0x063] = 3 : 0$ $rA:rB \leftarrow M1[0x06c] = f : 3$ $\text{valC} \leftarrow M4[0x06d] = 4$ $\text{valP} \leftarrow 0x063+6 = 0x069$
Decode		
Execute	$\text{valE} \leftarrow 0 + \text{valC}$	$\text{valE} \leftarrow 0 + 4 = 4$
Memory		
Write Back	$R[rB] \leftarrow \text{valE}$	$R[\%ebx] \leftarrow 4$
Update PC	$PC \leftarrow \text{valP}$	$PC \leftarrow 0x069$

1.4

Stage	Generic	Specific
	OPl rA, rB	addl %ebx,%ecx
Fetch	$\text{icode} : \text{ifun} \leftarrow \text{M1}[\text{PC}]$ $\text{rA:rB} \leftarrow \text{M1}[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC}+2$	$\text{icode} : \text{ifun} \leftarrow \text{M1}[0x069] = 6 : 0$ $\text{rA:rB} \leftarrow \text{M1}[0x06a] = 3 : 1$ $\text{valP} \leftarrow 0x069+2 = 0x06b$
Decode	$\text{valA} \leftarrow \text{R}[\text{rA}]$ $\text{valB} \leftarrow \text{R}[\text{rB}]$	$\text{valA} \leftarrow \text{R}[\%ebx] = 4$ $\text{valB} \leftarrow \text{R}[\%ecx] = 256$
Execute	$\text{valE} \leftarrow \text{valB OP valA}$ Set CC	$\text{valE} \leftarrow 256 + 4 = 260$ $\text{ZF} \leftarrow 0, \text{SF} \leftarrow 0, \text{OF} \leftarrow 0$
Memory		
Write Back	$\text{R}[\text{rB}] \leftarrow \text{valE}$	$\text{R}[\%ecx] \leftarrow 260$
Update PC	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow 0x06b$

2.

Stage	leave
Fetch	$\text{icode: ifun} \leftarrow \text{M1}[\text{PC}]$ $\text{valP} \leftarrow \text{PC}+1$
Decode	$\text{valA} \leftarrow \text{R}[\%ebp]$ $\text{valB} \leftarrow \text{R}[\%ebp]$
Execute	$\text{valE} \leftarrow \text{valB}+4$
Memory	$\text{valM} \leftarrow \text{M4}[\text{valA}]$
Write Back	$\text{R}[\%esp] \leftarrow \text{valE}$ $\text{R}[\%ebp] \leftarrow \text{valM}$
Update PC	$\text{PC} \leftarrow \text{valP}$