

ICS Homework 2

March 13, 2020

1 Organization

1.1 Y86-64 Instructions

Please write down the byte codes of the following Y86-64 instructions.

Y86-64 instructions	Byte codes (hex value)
<code>rrmovq %rbx, %rdx</code>	0x2032
<code>jmp 0xabc</code>	0x70bc0a000000000000
<code>addq %rbx, %rax</code>	0x6030
<code>call 0x1234</code>	0x803412000000000000
<code>rmmovl %rcx, 0x12(%rbx)</code>	0x401312000000000000
<code>jle 0x280</code>	0x718002000000000000
<code>pushq %rax</code>	0xa00f

1.2 SEQ Processor

Suppose we are going to implement **crmmovl rA, D(rB)**, which conditionally write rA to memory, in our SEQ Y86-64 processor.

1. How long the `crmmovl` instruction is?
10 bytes.
3. Fill the table below.

Stage	<code>crmmovl rA, D(rB)</code>
Fetch	<code>icode:ifun <- M1[PC]</code> <code>rA:rB <- M1[PC + 1]</code> <code>valC <- M8[PC + 2]</code> <code>valP <- PC + 10</code>
Decode	<code>valA <- R[rA]</code> <code>valB <- R[rB]</code>
Execute	<code>Cnd <- Cond(CC,ifun)</code> <code>valE <- valB + valC</code>
Memory	<code>Cnd ? M8[valE] <- valA : -</code>
Write back	
PC update	<code>PC <- valP</code>

1.3 HCL

The register signal *srcB* indicates which register should be read to generate the signal *valB*. The desired value is shown as the second step in the decode stage in Book Figures 4.18 to 4.21. Write HCL code for *srcB*.

```
1 word srcB = [  
2 icode in { IOPQ, IRMMOVQ, IMRMOVQ } : rB;  
3 icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;  
4 1 : RNONE; # Do not need register  
5 ];
```

2 System Software

2.1 Concurrency

In table below, control flow for a series of processes is shown. A cell with * means the process is executed at current time. Among these processes, which pairs run concurrently and which pairs are sequential? (Suppose all processes finish executing at the end of time.)

Time	A	B	C	D
0	*			
1			*	
2				*
3	*			
4			*	
5		*		
6	*			

SOLUTION:

Concurrent: A&B A&C A&D C&D

Sequential: B&C B&D