

1.

Field	rcall rB valC	rret rB
Fetch	$\text{icode:ifun} \leftarrow M1[PC]$ $\text{rA:rB} \leftarrow M1[PC+1] = F:rB$ $\text{valC} \leftarrow M8[PC+2]$ $\text{valP} \leftarrow PC + 10$	$\text{icode:ifun} \leftarrow M1[PC]$ $\text{rA:rB} \leftarrow M1[PC+1] = F:rB$ $\text{valP} \leftarrow PC + 2$
Decode	--	$\text{valB} \leftarrow R[rB]$
Execute	--	$\text{valE} \leftarrow 0 + \text{valB}$
Memory	--	--
Write Back	$R[rB] \leftarrow \text{valP}$	--
PC update	$PC \leftarrow \text{valC}$	$PC \leftarrow \text{valE}$

2.

Condition	Trigger
Target-addr Hazard	IRRET in { D_icode, E_icode, M_icode }

Condition	Pipeline register				
	F	D	E	M	W
Target-addr Hazard	S	B	-	-	-

3.

Condition	Trigger
Target-addr Hazard	IRRET in { D_icode }

Condition	Pipeline register				
	F	D	E	M	W
Target-addr Hazard	S	B	-	-	-

4.

```

int f_PC = [
    M_icode == IJXX && !M_Cnd : M_valA;
    E_icode == IRRET : E_valB;
    1: F_predPC
];
bool F_stall =
    # Conditions for a load/use hazard
    E_icode in { IMRMOVL, IPOPL } &&
    E_dstM in { d_srcA, d_srcB } ||
    # Stalling at fetch
    while ret passes through pipeline
    D_icode == IRRET;

bool D_stall =
    # Conditions for a load/use hazard
    E_icode in { IMRMOVL, IPOPL } &&
    E_dstM in { d_srcA, d_srcB };


```

```


bool D_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Bch) ||
    # Stalling at fetch
    while ret passes through pipeline
    # but not condition for a load/use hazard
    !(E_icode in { IMRMOVL, IPOPL }
      && E_dstM in { d_srcA, d_srcB } && D_icode == IRRET);

```

5.



Condition	F	D	E	M	W
Load	Stall	Stall	Bubble	Normal	Normal
RRET	Stall	Bubble	Normal	Normal	Normal
Combination	Stall	B+S	Bubble	Normal	Normal
Desired	Stall	Stall	Bubble	Normal	Normal



Condition	F	D	E	M	W
<u>Mispredicted branch</u>	Normal	Bubble	Bubble	Normal	Normal
RRET	Stall	Bubble	Normal	Normal	Normal
Combination	Stall	Bubble	Bubble	Normal	Normal

6.

25/8 21/4